

2013

New Tools for the Direct Characterisation of FinFETs

G. C. Tettamanzi

PDelft University of Technology; University of New South Wales

A. Paul

Birck Nanotechnology Center, Purdue University

S. Lee

Birck Nanotechnology Center, Purdue University

Gerhard Klimeck

Network for Computational Nanotechnology, Birck Nanotechnology Center, Purdue University, gekco@purdue.edu

S. Rogge

PDelft University of Technology; University of New South Wales

Follow this and additional works at: <http://docs.lib.purdue.edu/nanopub>



Part of the [Nanoscience and Nanotechnology Commons](#)

Tettamanzi, G. C.; Paul, A.; Lee, S.; Klimeck, Gerhard; and Rogge, S., "New Tools for the Direct Characterisation of FinFETs" (2013).
Birck and NCN Publications. Paper 1310.
<http://dx.doi.org/10.4032/9789814364034>

This document has been made available through Purdue e-Pubs, a service of the Purdue University Libraries. Please contact epubs@purdue.edu for additional information.

New tools for the direct characterisation of FinFETs

G.C. Tettamanzi^{1,2,*}, A. Paul³, S. Lee³, G. Klimeck^{3,4}, and S. Rogge^{1,2}

¹*Kavli Institute of Nanoscience, Delft University of Technology, Lorentzweg 1, 2628 CJ Delft, The Netherlands*

²*CQC2T, University of New South Wales, Sydney, NSW 2052, Australia.*

³*Network for Computational Nanotechnology, Purdue University, West Lafayette, Indiana 47907, USA and*

⁴*Jet Propulsion Laboratory, California Institute of Technology, Pasadena, California 91109, USA*

This paper discusses how classical transport theories such as the thermionic emission (Ref. [1]), can be used as a powerful tool for the study and the understanding of the most complex mechanisms of transport in Fin Field Effect Transistors (FinFETs).

By means of simple current and differential conductance measurements, taken at different temperatures and different gate voltages (V_G 's), it is possible to extrapolate the evolution of important parameters such as the spatial region of transport and the height of thermionic barrier at the centre of the channel. Furthermore, if the measurements are used in conjunction with simulated data, it becomes possible to also extract the interface trap density of these objects. These are important results, also because these parameters are extracted directly on state-of-the-art devices and not in specially-designed test structures. The possible characterisation of the different regimes of transport that can arise in these ultra-scaled devices having a doped or an undoped channel are also discussed. Examples of these regimes are, full body inversion and weak body inversion.

Specific cases demonstrating the strength of the thermionic tool are discussed in sections I, II and III. This text has been designed as a comprehensive overview of 4 related publications [2–5] and has been submitted as a book chapter in Ref. [6].

PACS numbers:

I. TRANSPORT IN DOPED N-FINFETS

Non-planar field-effect transistors called FinFETs [7] have been developed to solve the issues of gate control encountered with the standard planar geometry when the channel length is reduced to a sub-45 nm size. Their triple-gate geometry is expected to have a more efficient gate action on the channel and to solve the leakage problem through the body of the transistor, one of the most dramatic short channel effects [7]. However, their truly three-dimensional (3D) structure makes doping -and thus also potential- profiles very difficult to simulate and to understand using previous knowledge on device technology. Transport studies at low temperature, where the thermally activated transport is suppressed, can bring insight to these questions by measuring local gate action. For these reasons, in a recent work (Ref. [2]), the potential profile of these devices has been investigated by conductance measurements. This has allowed the observation of the formation of a sub-threshold channel at the edge of the silicon nanowire. This corner effect has been proposed [8, 9] as an additional contribution to the sub-threshold current in these 3D triple-gate structures, where the edges of the nanowire experience stronger gate action due to the geometric enhancement of the electric field. However, besides extensive simulation work [8, 9] -due to the difficulties with these 3D structures- very little experimental work [10] has been published previous to the ones discussed in this chapter. This paragraph focusses on the description of the experimental observation of the corner effect on doped devices identical to the ones described in Ref. [2] (see Fig. 1 (a)).

A. Thermionic emission in doped FinFET devices

The aim of this section is to show that, by using a combination of differential conductance ($G=dI_{SD}/dV_{SD}$) versus V_G traces taken at different temperature, and of low temperature Coulomb blockade (CB) (see [2] and references therein) measurements, it is possible to infer the existence of a dot located at the edge of the fin and thus of the corner effect [8, 9]. In the investigated device series the height of the fin wire is always $H = 65$ nm, while the width ranges from $W = 35$ nm to $1 \mu\text{m}$ and the gate length ranges from $L = 50$ nm to $1 \mu\text{m}$. The relatively high p-type doping ($\sim 10^{18} \text{ cm}^{-3}$) of the channel wire is chosen to ensure a depletion length shorter than half the channel length in order to have a fully developed potential barrier in this n-p-n structure and so to keep the conductance threshold at a large enough positive gate voltage. The characteristics at room temperature of these nanoscale FinFETs look therefore similar to those of their larger planar counterparts (see Fig. 1 (b) at 300 K). For sub-threshold voltages, a thermionic barrier (E_b) [1] exists between the source and drain electron reservoirs and the transport is thermally activated at high enough temperature, as shown in Fig. 2 (a) and Fig. 2 (b). For very short devices, G is simply given by the thermionic emission above the barrier according to the formula [1]:

$$G_{3D} = S_{AA} A^* T \frac{e}{k_B} \exp\left(-\frac{E_b(V_G)}{k_B T}\right) \quad (1)$$

where the effective Richardson constant A^* for Si is $2.1 \times 10^2 \text{ A cm}^{-2} \text{ K}^{-2}$, T is the temperature, k_B the Boltzmann constant, e the elementary charge and S_{AA} represents the active cross section, which can be interpreted as a good estimation of the portion of the physical cross section area through which transport preferentially occurs [1].

*Electronic address: g.tettamanzi@unsw.edu.au




FIG. 1: a) Schematic of the FinFET geometry where the gate surrounds the Si nanowire (the fin). b) Low Bias differential conductance vs gate voltage for a long and narrow silicon FinFET ($L = 950$ nm, $W = 35$ nm)

B. Analysis of the thermionic regime (high temperatures)

Several samples have been measured in this thermionic regime ($80 \text{ K} \leq T \leq 250 \text{ K}$) and their conductance has been fitted using Eq. (1) to obtain E_b and S_{AA} (see Fig. 2 (c) and Fig. 2 (d)). The two 385 nm wide samples have the same cross section $S_{AA} \approx 4 \text{ nm}^2$ although their length differ by a factor of 2. It is therefore possible to conclude that, in the sub-threshold regime transport is dominated by thermionic emission in these devices. The two 135 nm wide samples, however, have different S_{AA} values, but this cannot imply a diffusive transport since the longest sample has the largest conductance. Another result is that the cross section $S_{AA} \approx 4 \text{ nm}^2$ is much smaller than the channel width W (135 or 385 nm) multiplied by the channel interface thickness (about 1 nm). This result is consistent with the corner effect that produces a lower conduction band (stronger electric field) along the two edges of the wire, where the current will flow preferentially (Fig. 3 (b)). The barrier height E_b versus gate voltage is plotted in Fig. 2 (c). The data extrapolated to zero gate voltage are consistent with a 220 meV barrier height calculated for a p-type channel in contact with a n++ gate through a 1.4 nm SiO_2 dielectric [1]. The linear dependence of the barrier height shows a good channel/gate coupling ratio, $\alpha = dE_b/(dV_G) = 0.68$, due to the triple-gate geometry with a thin gate oxide. At higher gate voltage (above 300 mV), the coupling ratio decreases and a finite barrier survives up to large voltages.

C. Analysis of the Coulomb blockade regime (low temperatures)

Analysis of the low-temperature transport ($4 \text{ K} \leq T \leq 60 \text{ K}$, see Fig. 3 (c)) shows that the gate action remains constant inside the channel where localised states

are formed. Two confining barriers are formed in the access regions (between channel and contacts), where the concentration of implanted arsenic atoms is reduced by the masking silicon nitride spacers placed next to the gate (see Fig. 3 (a)). For long channels and at low temperatures the conductance develops fluctuations versus gate voltage (see Fig. 1 (b)) with a pattern that reproduces after thermal cycling (at least for the main features). These fluctuations are caused by quantum interferences in the channel. For gate voltages close to the threshold, charge localisation occurs, especially for short fins. In fact, when short channel devices are cooled down to 4.2 K, conductance pattern develops a series of peaks, as can be seen in Fig. 3 (c), that can be attributed to Coulomb blockade of electrons in the potential well created in the channel by the two tunnel barriers of the low-doped access regions [2]. This interpretation is supported by the channel-length dependence of the peak spacing discussed later. An explanation in terms of a quantum well formed by an impurity can be ruled out. An impurity or defect could not accept many electrons, i.e.: more than 20 for the 100 nm sample in Fig. 4 (b), since they represent a single charge or empty state.

D. Interpretation of the results

These results can be interpreted as follows; devices with shorter channel act as quantum dots where the conduction electrons are spatially localised and are Coulomb blockade for the transport by a finite charging energy bias. In the stability diagram of a quantum dot (see Fig. 3 (d)), the slopes of a triangular conducting sector give the ratios of the capacitances C_G , C_S , and C_D between the dot and, respectively, the gate, source, and drain electrodes. In this way the dot/gate coupling $\alpha = C_G / (C_G + C_S + C_D) = 0.78$ (0.65) for the first (second) resonance is found. These values are close to the channel/gate coupling of 0.68 obtained independently in




FIG. 2: a) Differential conductance vs gate voltage for a short and wide fin ($L = 60 \text{ nm}$, $W = 385 \text{ nm}$). b) Differential conductance plotted vs the inverse of the temperature for the same sample. The conductance is thermally activated above 150 K. c) Barrier height vs V_G changing behaviour at 300 mV (same sample). d) Measured cross section S_{AA} for the activated current of 4 samples with different lengths L and widths W .

the same sample from the gate voltage dependence of the barrier height in the middle of the channel at higher temperatures. This result indicates that the gate coupling in the centre of the device remains constant and supports the idea of a minimum in the conduction band, as sketched in (Fig. 3 (b)). The peak spacing, ΔV_G , is the change in gate voltage that increases by 1 the number of electrons in the dot located at the silicon/oxide interface. This quantity provides the dot/gate capacitance $C_G = e/\Delta V_G$, and then the dot area $S = C_G/C_{ox}$ using the gate capacitance per unit area $C_{ox} = \epsilon_{ox}/t_{ox} = 0.025 \text{ F/m}^2$. The peak spacings for the same gate length ($L = 60 \text{ nm}$) but three different channel widths ($W = 35, 135$, and 385 nm) can be compared in Fig. 4 (a). Although the patterns are not very regular, an average peak spacing of about 30 mV is obtained for all of them, indicating similar dot areas whereas the effective width is varied by more than a factor of 3.

E. The corner effect

The conductance patterns for three different lengths ($L = 60, 80$, and 100 nm) shown in (Fig. 4 (b)) have decreasing average peak spacings ($\Delta V_G = 39, 24$, and 6 mV , respectively) and therefore increasing dot areas

($S_{AA} = 160, 270$, and 1100 nm^2). However, these areas are not strictly proportional to the gate length, so that the actual width could be length dependent or the actual dot length could be smaller than the gate length for very short fins. If it is assumed that the dot length equals the gate length, we obtain 2.7, 3.4, and 11 nm for the dot width, i.e., a small fraction of the total Si/oxide interface width $W_{eff} = W + 2H = 150 - 500 \text{ nm}$. The observation of similar dot widths of a few nanometers for different fin widths of hundreds of nanometers is consistent with the idea of a dot located at the edge of the fin and thus with the corner effect [8, 9].

F. Temperature dependence of the conductance peaks

In addition to a large charging energy $E_c = \alpha e \Delta V_G$, these dots also have a large quantum level spacing ΔE , as can be deduced from the temperature dependence of the conductance peaks in Fig. 3 (c). When the temperature is lowered below the level spacing, the tunnelling process involves a single quantum level at a time and the peak height starts to increase above the high temperature value [2]. The crossover from the classical to the quantum regime of Coulomb blockade being around 15




FIG. 3: a) Conduction band edge profile with the highest barrier in the channel or in the access regions below the spacers (sp.) depending on the gate voltage. b) Band edge along the gate oxide interface (1) in the contacts, (2) in the barriers, and (3) in the channel. The corner effect produces two channels with low barriers at the wire edges. (c) Differential conductance vs gate voltage for a short and wide channel ($L = 60$ nm, $W = 385$ nm) showing Coulomb blockade peaks up to high temperatures (20 K steps). d) Stability diagram, i.e.: conductance vs gate and bias voltages at 4.2 K. The circle indicates a zero bias conductance peak, which develops into a triangular sector at finite bias.

K, it is possible to estimate the level spacing to be about 1.3 meV. If the value $L = 60$ nm is used for the gate length, in the expression $\Delta E = 3\pi^2\hbar^2 / 2m^*L^2$ for the energy separation between the first and second states of a one-dimensional system, a level spacing $\Delta E = 1.6$ meV, similar to the experimental estimation, is found.

This result supports the idea of a long dot extending over the whole gate length (assumed above to extract the dot width from the dot/gate capacitance).

G. Conclusion of section II

In doped channel FinFETs, experiments show the existence of a few nanometers wide edge channel, which shows itself in the activated current amplitude, the Coulomb blockade peaks spacing, and the quantum levels spacing. These channels are formed along the edges the devices due to an enhanced band bending called corner effect. To utilise the full FinFET cross section for electron transport with a homogeneous current distribution, a lower sub-threshold current, and a larger on/off current ratio, this corner effect should be reduced. Better devices should have rounder corners on the scale of the depletion length and a lower doping concentration in the channel.

II. TRANSPORT IN UNDOPED N-FINFETS

Section I showed that, in doped FinFET the geometry and the mechanisms of sub-threshold transport are affected by the presence of screening. This screening may results in a reduction of active transistor area (i.e.: corner effect) and in a sub-threshold swing (SS) degradation. Several models predicted that the introduction of an undoped channel FinFETs avoids the formation of the corner effect [8, 9] in these devices. However, we have found that even the undoped channel devices have a non-trivial, gate voltage (V_G) dependent current distribution, therefore there is a necessity to develop tools that could be used to investigate current distribution even in these intrinsic channel devices [3]. Design insights could be used to improve device characteristics towards their scaling to the nanometers size regime.

A. Introduction to transport in undoped devices

For undoped FinFETs and for widths smaller than 5 nm, full volume inversion is expected to arise ([11] and references therein). Wider devices are expected to be in the regime of weak volume inversion (where the bands in




FIG. 4: Differential conductance vs V_G at 4.2 K for several devices. a) Short fins ($L = 60$ nm) of different widths ($W = 35, 135, 385$ nm) have a similar peak spacing. b) Devices with longer fins ($L = 60, 80, 100$ nm) have a smaller peak spacing (the widths are different). The curves have been shifted for clarity.

the channel closely follow the potential of V_G) only for $V_G \ll V_{th}$ [11, 12]. Several groups have theoretically investigated the behaviour of such weak volume inversion devices using both classical [9], and quantum [13] computational models, but no experimental method that yields information on the location of the current-carrying regions of the channel exists prior to the work discussed in this section. Taur has studied this problem analytically for an undoped channel with double gate (DG) geometry, using a 1-D Poisson equation [12]. The main conclusion emerging from this work is that, when the gate voltage is increased, a crossover takes place between the behavior of the channel at $V_G \ll V_{th}$, and at $V_G \sim V_{th}$, caused by screening of induced carriers which subsequently increase the carrier density at the gate-channel interface. This section describes the first experimental observation of this prediction, furthermore the results of a 2D model are compared with experimental data, keeping in mind that the physical principles of this are fully analogous to the 1D case of Taur.

B. Experimental results

Conductance versus temperature traces for a set of 8 undoped FinFET devices with the same channel length, ($L = 40$ nm), and channel height, ($H = 65$ nm), but different channel widths, ($W = 25$ nm, 55 nm, 125 nm and 875 nm) are studied in this section. The discussion is focused on one device for each width since the same behavior for each of the devices of the same width is found consistently. The devices consist of a nanowire

channel etched on a 65 nm Si intrinsic film with a wrap-around gate covering three faces of the channel (Fig. 5 (a) and Fig. 5 (b)) [14]. They have a geometry identical to the ones of the previous section I [2], but their channels are completely undoped. In the devices of this study, an $HfSiO$ layer isolates a TiN layer from the intrinsic Si channel [14]. Differential conductance data are taken at $V_{SD} = 0$ mV using a lock-in technique. Fig. 5 (c) shows the G/T versus $1000/T$ data obtained from the G versus V_G data taken at different temperatures (inset in Fig. 5 (c)). Using the data of Fig. 5 (c), results for the source (drain)-channel barrier height, E_b , versus V_G dependence and for the active cross-section area of the channel, S_{AA} , versus V_G dependence can be extrapolated using the thermionic fitting procedure as described in section I. The important fact is that S_{AA} can, also in the undoped case, be interpreted as a good estimation of the portion of the physical cross section area through which the transport preferentially occurs. Note that Eq. (1) has only two parameters, S_{AA} and E_b , and the accuracy obtained in the fits made using this equation [27] demonstrates the validity of the use of this model for the study of sub-threshold transport also in these undoped channel FinFETs.

[27] $R \sim 0.99$ for all fits of devices with width ≤ 125 nm, as shown in the Fig. 5 (c)




FIG. 5: a) Scanning Electron Microscope (SEM) image of typical FinFETs studied in this section. b) Schematic view of the FinFETs as in Fig. 1. The gate (light yellow) covers three faces of the channel (dark grey). L , H and W represent the channel length, height and width respectively. The physical cross-sectional area is shown in light grey. c) Fits used to extrapolate E_b and S_{AA} in one of our $W = 55$ nm device. In the inset, differential conductance versus V_G data, for different temperatures, are shown.

C. Evolution of the Barrier Height with Gate Voltage

1. Capacitive coupling

Fig. 6 (a) examines the barrier height as a function of V_G . An expected decrease in E_b while increasing V_G is observed (as for doped devices, see Fig. 2 (c)). The inset of Fig. 6 (a) shows that, this effect is less pronounced for a wider device. The decrease is to be attributed to short-channel effects (SCE's) that influence the electronic characteristics even at low bias. This trend is also reflected by the data of Table I, where the coupling factors obtained from our thermionic fits, $\alpha_1 = dE_b/dV_G$ [28], show a decrease for increasing width.

In Table I, the coupling between the potential of the channel interface and V_G , α_2 , extracted from Coulomb blockade (CB) measurements (at 4.2 K) of confined states that are present at the Channel/Gate interface [15] is also shown. α_2 , is found to be a constant independent of W . In CB theory, α_2 is the ratio between the electrochemical potential of the confined states and the change in V_G . This ratio can be estimated from the so called stability diagram [2] as it is shown in the previous section I. Overall, these results lead to the conclusion that the coupling to the channel interface remains constant for increasing W , whereas the coupling to the centre of the channel does not. In the 875 nm devices, SCEs are so strong (see inset Fig. 6 (a)), that the thermionic theory loses accuracy; hence the results of these devices will not be discussed any further. All the E_b versus V_G curves, as depicted in Figure 6 (a), cross each other at around 0.4 V (outlined by the black circle), before complete inversion of the channel takes place at $V_{th} \sim 0.5$ V [14]. This suggests that for these devices and at $V_G = 0.4$ V, the work function of the TiN is

[28] see also previous section I, thus the electrostatic coupling between the gate and the bulk of the channel




FIG. 6: Data obtained using the model of Eq. 1: a) E_b versus V_G for one device for each width from 25 nm to 125 nm. In the inset, calculated E_b versus V_G for all device widths are shown. b) Results of the dependence of the active cross section, S_{AA} , versus V_G obtained for all devices with $W \leq 125$ nm.

equal to the affinity of the Si channel in our devices (flat bands condition). The same value has also been verified in other measurements using capacitance-voltage (C - V) techniques [16], independently from the W of the channel. This fact confirm, that, also for these devices, similarly to the ones described in section I, activated transport over the channel barrier is indeed observed. However, for these undoped devices, the barrier is formed by the Metal/Oxide/Semiconductor interface, which at $V_G = 0.4$ V will not dependent on W . The crossing point in Fig. 6 (a) is not located exactly at $E_b = 0$ meV, but is at 50 meV. This feature is attributed to the presence, at the Channel-Gate boundary, of interface states (already found in CB measurements) that can store charge, repel electrons and therefore raise-up the barrier by a small amount. In Si/SiO_2 systems that have been studied in the past, these states were estimated to give an energy shift quantifiable between 70 and 120 meV [15], in line with the data of this section.

Width (nm)	α_1	α_2
25	1	0.7
55	0.7	0.8
125	0.14	0.8
875	0.03	0.8

TABLE I: Summary of the characteristics gate channel capacitive coupling of devices reported in this study, obtained from the results of Fit as in Fig 2a (α_1) and from Coulomb Blockage (CB) measurements at 4.2 K (α_2).

D. Evolution of the Active Cross Section with Gate Voltage

The data of S_{AA} for these undoped FinFETs show a surprising different evolution with increasing V_G 's if compared to what has been observed in the previous section I for doped channel devices. Fig. 6 (b) shows S_{AA} as a function of V_G extrapolated using Eq. (1). These results are then compared to the analytical model [12] discussed before and to the self-consistent simulations performed as described in [17–20]. At low V_G , devices with $W = 25$ nm show an active cross-sectional area of around 1000 nm^2 (see Fig. 6 (b)). This is almost equal to the physical cross sectional area of the channel at these widths. At higher V_G , the active cross-sectional decreases to a few nm^2 . The interpretation of this data is as follows: at low V_G , transport in these devices is uniformly distributed everywhere in the physical cross-section of the channel (weak volume inversion). But with the increase of V_G , an increase of carrier density in the region near the interface, which leads to a reduction of S_{AA} , arise. This interpretation corresponds with the screening mechanism discussed in Ref. [12]. Subsequently the action of the gate on the centre of the channel is suppressed. Devices that have 55 nm and 125 nm widths behave in a fashion similar to the ones with 25 nm, but show a less pronounced decreasing trend and counter intuitive small values for S_{AA} , as a progressive reduction of α_1 (i.e.: of the gate-to-channel coupling) for increasing W is indeed observed. This is not a surprise as the barrier in these larger devices is lower and more carriers are allowed to migrate to the interface enhancing the screening effect. These results give, for the first time, an experimental insight into the mechanisms of conduction in undoped FinFETs.




FIG. 7: Current distributions, for a) $V_G = 0$ mV, b) $V_G = 400$ mV, obtained using TB simulations for a geometry having $L = 65$ nm and $W = 25$ nm. Comparison of the simulated c) E_b and d) S_{AA} with the experimental data for a $W = 25$ nm device.

E. Comparison with simulation

State-of-the-art-simulations, done using an atomistic 10 band *sp3d5s** Tight-Binding (TB) model [19, 21], have been used to perform electronic structure calculation, coupled self-consistently with a 2D Poisson solver [17], and terminal characteristics using a ballistic top of the barrier (ToB) model [18] have been obtained. Due to the extensively large cross-section of the device that combines up to 44,192 atoms in the simulation domain, a new NEMO 3D code [19] has been integrated into the top of the barrier analysis [18]. This expanded modelling capability has made possible to compare experiment and simulations results. The effects of the variation of the potential in the source-drain direction are not expected to play a role in the simulated devices since V_{SD} is very small [3, 18]. Also, the gate length is long enough to suppress the tunnelling current from source to drain [3, 18]. In fact, using a geometry identical to the one of the Fin-FETs used in these experiments, with $W = 25$ nm, $H = 65$ nm and under similar biases, the simulated current distribution shows a crossover from a situation of weak volume inversion at $V_G = 0$ mV (Fig. 7 (a)) to a situation of transport confined prevalently at the interface at

$V_G = 400$ mV (Fig. 7 (b)).

The simulated spatial current distribution (Fig. 7) gives a good indication of where the mobile charges predominately flow in the channel. From calculation too, a reduction of S_{AA} with increasing V_G is obtained, see Fig. 7 (d). However, this reduction is not as sharp as in the experimental data, as these simulations have been performed at $T = 300$ K and also due to the absence of interface states (expected to enhance the effect of screening in real devices as it will be discussed in the following section III) [2, 15]. As a final benchmark to this experimental method, the results of the TB simulations have been used to calculate the current and the conductance at different temperatures and to extract, using again Eq. (1), simulated E_b and S_{AA} for a $W = 25$ nm device. In fact, in Figure 7 (c) and 7 (d), the simulated values are compared to the experiments and it is found that it is possible to predict experimental results with good accuracy, although the simulations overestimate the values of S_{AA} (probably for the same reasons discussed for Fig. 7 (b)). In any case, the comparison between experimental and simulation give a demonstration of the reliability of the method developed in this section [3]. This opens the way of its systematic use to obtain information about the magnitude and the position of carriers in FET de-

vices in general and not only in FinFET structures. In these investigations, possible modifications of A^* due to the constrained geometry [22] of the devices have been neglected, as it is found to be negligible, and tunnelling regimes of transport [23] have been excluded due to different temperatures dependences.

F. Conclusion of section III

In conclusion, the results presented in section II are the first experimental study of the behaviour of the active cross-section area as a function of V_G for undoped FinFETs. In particular, conductance traces for a set of undoped FinFETs having the same channel length and height but different width, together with TB simulations for the device of $W = 25$ nm have been presented. For all these small devices ($W \leq 125$ nm), a mechanism of inversion of the bands from flat band to band bending in the interface regions respectively, all as a function of V_G , has been proposed and demonstrated. Therefore this section discusses the first ever direct observation of the theoretical results suggested by Taur. The validity of thermionic approach as a tool for the investigation of sub-threshold transport in undoped FET devices has been confirmed and some answers to the fundamental technological questions, such as how to localise and quantify areas of transport have been provided.

III. INTERFACE TRAP DENSITY METROLOGY OF UNDOPE N-FINFETS

A. Introduction

In the previous sections I and II, it has been demonstrated that, by using thermionic emission, it is possible to measure (1) the active channel cross-section area (S_{AA}) (see Fig. 8 (b)), and (2) the source to channel barrier height (E_b), hence opening new ways to investigate FinFETs. Furthermore, in section II, it was found that for undoped FinFETs, although the trends of the S_{AA} values obtained by mean of experiments and of theoretical simulations were identical, differences in the absolute values were observed. These differences were found to be caused by the presence of interface states at the metal-oxide-semiconductor interface of the experimental devices [3, 24]. These states can trap electrons and enhance screening, therefore reducing the action of the gate on the channel, and as a final result, a decrease in the absolute value of S_{AA} in the experimental data is observed. Typical D_{it} frequency or time dependent measurements cannot be performed on ultimate devices but only on custom designed structures [25]. Such custom structures may only be partially reflective towards the possibly surface orientation-dependent and geometry-dependent D_{it} .




FIG. 8: (a) Scanning-electron-microscope (SEM) image of a Si n-FinFET with [100] channel orientation and single fin. (b) The schematic of the cross-sectional cut in the Y-Z plane of a typical tri-gated FinFET. The active cross-section (S_{AA}) is in gray, H and W are the physical height and width, respectively. (c) Ballistic top of the barrier model employed for calculating the thermionic current in the FinFETs.

B. Aim of the section

In this section, a simple set of methods for the direct estimation of D_{it} in ultimate devices is provided. The comparison between the values of D_{it} obtained with these two methods and the values obtained using a method implemented in the past [25] show similar trends. A new approach to trap density metrology is of critical importance as CMOS scaling takes device dimensions into the nanometer regime. At these scales, quantities such as D_{it} can vary rapidly with device geometry, rendering old techniques inadequate as they cannot be applied directly in these ultra-scaled devices.

In this section it is shown that, by using simple mathematical manipulations and the difference between experimental and simulated values of S_{AA} and of the capacitive coupling, α (see previous sections), it is possible to infer the value of the interface trap density (D_{it}). Furthermore, to shed more light into the complicated transport phenomena that can arise in these undoped FinFETs, the work of previous sections is expanded and more careful investigations of the evolution of S_{AA} and of E_b are performed. For theoretically investigating these devices, the atomic representation is used. The band structure is obtained using a 10 band $sp^3d^5s^*$ Tight-Binding (TB) model with spin orbit coupling (SO) [17, 21, 26], which is confirmed to be well suited for modelling the band-structure of these confined silicon channels, since TB can easily take into account the material, geometrical, strain and potential fluctuations at the atomic scale [17]. This

model takes also into account the coupling of the conduction and the valence bands which is neglected in simple models like the effective mass approximation (EMA). As shown in Section II, semi-classical ‘Top of the barrier’ (ToB) model accurately captures the thermionic transport (Fig. 8 (c)) [3, 17, 18], the same model can also shed more light on the inner details of the transport which is discussed next.

C. New implementation of interface trap metrology

In the undoped devices studied here, qualitatively similar theoretical and experimental trends for the active cross section area versus V_G and barrier height versus V_G are found [3]. However, the theoretically obtained values quantitatively over-estimated the experimental values. The reduced experimental values can be attributed to the presence of interface traps in these FinFETs [4, 24, 25]. The effect of interface traps on the channel property are even more dominant in the extremely thin FinFETs [4]. In this section it is shown how this difference in S_{AA} and E_b can be utilised for the direct estimation of the interface trap density (D_{it}) in FinFETs, thereby eliminating the need to implement special FinFETs geometries to determine D_{it} [25] and providing a new tool for performing interface trap metrology.

This paragraph has been divided into the following sections. Section IIID provides the details about the FinFETs for which interface trap density metrology has been implemented and the fundamentals of the experimental procedures which are in line with sections I and II. The details about the self-consistent calculations are provided in Sec. IIIE and more insight on the theoretical extraction of E_b and S_{AA} is outlined in Sec. IIIF. Section IIIG provides the details of the two procedures for obtaining the interface trap density. The theoretical and experimental results and the discussion on them are given in Sec. IIIH, while Sec. IIII discussed current distributions. The conclusions are summarised in Sec. IIIJ.

Label	H (nm)	W (nm)	L (nm)	Channel Orientation (X)	H_2 anneal
A	65	25	40	[100]	Yes
B	65	25	40	[100]	No
C	65	~5	40	[100]	No
D	40	18	40	[110]	Yes
E	40	18	40	[110]	Yes
F	40	~3-5	40	[110]	Yes
G	65	~7	40	[100]	Yes

TABLE II: Table 2. Si n-FinFETs used in the trap metrology study along with their labels. The surface hydrogen annealing detail is also shown. The channel is intrinsic Si, while the source and the drain are n-type doped for all the FinFETs.

D. Device and experimental details

The undoped n-FinFETs used in this work (A – G, see table II) consist of nanowire channels etched on a Si intrinsic film with a wrap-around gate covering the three faces of the channels (Fig. 8 (a)) [14] identical to the ones discussed in section II. FinFETs with two different channel orientations of [100] ((FinFETs A-C and G)) and [110] ((FinFETs D-F)) have been used (see Table II). All the FinFETs have the same channel length ($L = 40$ nm). The channel height (H) is either 40 nm or 65 nm (Table II). The channel width (W) varies between 3 to 25 nm. An HfSiO (high- κ) layer isolates a TiN layer from the intrinsic Si channel [14]. These FinFETs have either one channel (FinFETs A-C and G) or ten channels (FinFETs D-F). These devices have two different surface treatments (with or without H_2 annealing) as shown in Table II. *Measurement procedure:* The experimental value of E_b and S_{AA} are obtained using the differential conductance method introduced in sections I and II. The conductance data are taken at $V_{SD} = 0$ V using a lock-in technique. The full experimental method and the required ambient conditions have been outlined in detail in Ref. [3]. In the next section we discuss the theoretical approach to calculate the values of E_b and S_{AA} in tri-gated n-FinFETs.

E. Modelling approach

To obtain the self-consistent charge and potential, and transport characteristics in the n-FinFETs, the electronic structure is calculated using an atomistic 10 band $sp^3d^5s^*$ semi-empirical Tight-Binding (TB) [21] as discussed in the previous section II. Using thermionic fitting procedure [3], E_b , α and S_{AA} can be extracted using the experimental and theoretical conductance (G) using Eq. (1) for a 3D system [1]. This equation will hold only when the cross-section size of the FinFET is large enough (i.e.: $W, H > 20$ nm) to be considered a 3D bulk system. In this study, S_{AA} is extracted for FinFETs with $W(H) \approx 25$ nm (65 nm). When the 3D approximation is not true anymore (i.e.: W or $H \lesssim 20$ nm), only E_b and α can be correctly extrapolated [3]. Since the FinFETs studied here show (i) negligible source-to-drain tunnelling current and (ii) reduced SCEs [3], the ToB model is applicable to such devices [18]. For the simulations, all the FinFETs are n-type doped in the source and drain to a value of $5 \times 10^{19} \text{ cm}^{-3}$. A 1.5 nm SiO_2 cover is assumed. Next we discuss more in detail the procedure used to calculate E_b and S_{AA} .

F. Extraction of Barrier Height and the Active Cross Area Section

For pure thermionic emission any carrier energetic enough to surmount the barrier from the source to the channel (C) (Fig. 8 (c)) will reach the drain provided

the transport in the channel is close to ballistic. The Source/Drain in FETs are typically close to thermal and electrical equilibrium (since heavy scattering in the contacts is assumed which leads to instantaneous carrier relaxation). This allows us to make the assumption that most of the carriers in the Source/Drain are thermalized at their respective Fermi-levels (E_{fs} , E_{fd} in Fig. 8 (c)). Also the channel potential (U_{scf}) can be determined under the application of V_G using the self-consistent scheme [18, 19]. Hence, for the source-to-channel homo-junction inside a FET, the barrier height (E_b) can be determined as a function of V_G ,

$$E_b(V_G) = U_{scf}(V_G) - E_{fs}. \quad (2)$$

This definition of E_b implicitly contains the temperature dependence since the simulations are performed at different temperatures (T) which feature in the Fermi distribution of the Source/Drain, but, as it will be shown in section III H, the temperature dependence of E_b in the sub-threshold region is very weak. Therefore, all the theoretical E_b results shown in this section are at $T \approx 300$ K.

The study of thermionic emission model is applicable when the barrier height is much larger than the thermal broadening ($E_b \gg k_B T$ [1]). For this reason, Eq. (2) works only in the sub-threshold region where E_b is well defined [18] and once the FinFET is above the threshold, E_b ($\leq K_B T$) is not a well defined quantity anymore [18]. Furthermore, when the cross-section size of the FinFET is not large enough (i.e.: $W, H \leq 20$ nm) to be considered in a 3D bulk limit, S_{AA} cannot be extracted using Eq. (1) since the system is close to 1D. For a 1D system the G , under a small drain bias (V_{SD}) at a temperature T , is given by the following (for a single energy band),

$$G_{1D} = \frac{2e^2}{h} \cdot \left[1 + \exp\left(\frac{E_b(V_G)}{k_B T}\right) \right]^{-1} \quad (3)$$

where h is the Planck's constant. Since Eq. (3) lacks any area description, G for 1D systems is no more a good method to extract S_{AA} . Below we will present an approach to solve this problem and to distinguish a 1D system from a 3D system. A part of all these limitations and as described in the previous sections I and II, S_{AA} can be extracted using Eq. (1).

G. Trap extraction methods

In Ref. [3], see also section II, it was observed that the active cross-section area ($S_{AA,sim}$) obtained theoretically is over-estimating the experimental value ($S_{AA,exp}$). In the results section III H it will be further shown that also the theoretical E_b value can over estimate the experimental E_b value. These mismatches can be attributed to the presence of traps at the oxide-channel interface

of multi-gate FETs where these traps can enhance the electro-static screening and suppress the action of the gate on the channel [3, 24, 25]. This simple idea is a powerful tool used for the estimation of interface trap density (D_{it}) in these undoped Si n-FinFETs.

Method I: Interface Trap Density from Active Area

Based on the difference between the simulated and the experimental active area (S_{AA}) values, a method to calculate the density of interface trap charges, σ_{it} , in the FinFETs is outlined. The method is based on the assumption that the total charge in the channel at a given V_G must be the same in the experiments and in the simulations. This requirement leads to the following,

$$S_{AA,sim} \cdot L_{ch} \cdot \rho_{sim} = S_{AA,exp} \cdot L_{ch} \cdot \rho_{exp} + e \cdot \sigma_{it} \cdot L_{ch} \cdot P \quad (4)$$

where $S_{AA,sim}$ ($S_{AA,exp}$) is the simulated (experimental) active area, P is the perimeter of the channel under the gate ($P = W + 2H$) and ρ_{sim} (ρ_{exp}) is the simulated (experimental) charge density. Close to the oxide channel interface it is possible to locally assume that ρ_{exp} is obtained from ρ_{sim} and σ_{it} as,

$$\rho_{exp} = \rho_{sim} - \rho_{it} = \rho_{sim} - (e \cdot \sigma_{it} \cdot P)/(W \cdot H) \quad (5)$$

Using (4) and (5) the final expression for σ_{it} is obtained as,

$$\sigma_{it}(V_G) = \frac{\rho_{sim}(V_G) S_{AA,sim}(V_G)}{e \cdot P} \times \left[\frac{1 - \frac{S_{AA,exp}(V_G)}{S_{AA,sim}(V_G)}}{1 - \frac{S_{AA,exp}(V_{gs})}{W \cdot H}} \right] \quad [\#/cm^2] \quad (6)$$

This method is useful for wider devices for which Eq. (1) is valid. For very thin FinFETs (close to a 1D system) this method cannot be utilized.

Assumptions in Method I: In the calculation of σ_{it} several assumptions were made. The extra charge contribution completely stems from the interface trap density (D_{it}) and any contribution from the bulk trap states has been neglected. Also all the interface traps are assumed to be completely filled which implies $\sigma_{it} \cong D_{it}$. This method of extraction works best for undoped channel since any filling of the impurity/dopant states is neglected in the calculation. Also the interface trap density is assumed to constant for the top and the side walls of the FinFET which is generally not the case [24, 25]. Orientation dependent D_{it} for different surfaces could be included as a further refinement.

Method II: Interface Trap Density from barrier control

The second method does not utilize the E_b value directly but its derivative w.r.t V_G . The term $\alpha = |dE_b/dV_G|$




FIG. 9: Equivalent circuits (a) with interface-trap capacitance (C_{it}) and (b) without interface capacitance. C_d and C_{ox} are the depletion and the oxide capacitance, respectively. The idea for this equivalent circuit is obtained from page 381 in Ref. [1].

represents the channel to gate coupling [2, 3]. The presence of interface traps weakens this coupling due to the electrostatic screening. This method of trap extraction is based on the difference in the experimental and the simulated α value. The α value can be represented in terms of the channel and the oxide capacitance. The equivalent capacitance model for a MOSFET with and without interface traps (D_{it}) is shown in Fig. 9. The α value can be associated the oxide, interface and semiconductor capacitance which is given in Eq. (38) on page 383 in Ref. [1]. This relation leads to the following,

$$\left| \frac{dE_b}{dV_G} \right| = 1 - \frac{C_{tot}}{C_{ox}}, \quad (7)$$

where C_{tot} is the total capacitance. For the two cases, as shown in Fig. 9, the total capacitance is given by,

$$C_{tot}^{exp} = \frac{C_{ox} \cdot (C_d + C_{it})}{C_d + C_{ox} + C_{it}}, \quad (8)$$

$$C_{tot}^{sim} = \frac{C_d \cdot C_{ox}}{C_d + C_{ox}}, \quad (9)$$

where C_{it} , C_{ox} and C_d are the interface trap capacitance, the oxide capacitance and the semi-conductor capacitance, respectively. Eq. (8) represents the capacitance in the experimental device and Eq. (9) represents the capacitance in the simulated device under ideal conditions without any interface traps. Combining Eq. (7), (8) and (9) and after some mathematical manipulations, it is possible to obtain,

$$\frac{1}{\alpha_{exp}} = \frac{1}{\alpha_{sim}} + \frac{C_{it}}{C_{ox}}, \quad (10)$$

Manipulating Eq. (10) gives the following relation for C_{it} ,

$$C_{it} = C_{ox} \cdot \left(\frac{1}{\alpha_{sim}} \right) \cdot \left[\frac{\alpha_{sim}}{\alpha_{exp}} - 1 \right] \quad (11)$$

Also C_{it} can be related to the interface charge density (σ_{it}) as [1],

$$C_{it} = e \cdot \frac{\partial \sigma_{it}}{\partial V_G} \quad (12)$$

where e is the electronic charge. In Eq. (11) all the values are dependent on V_G except C_{ox} . Combining Eq. 11 and 12 and integrating w.r.t V_G yields the final expression for the integrated interface charge density in these FinFETs as,

$$\sigma_{it} = \frac{C_{ox}}{e} \cdot \int_{V_1}^{V_2=V_{th}} \left(\frac{1}{\alpha_{sim}(V_G)} \right) \times \left[\frac{\alpha_{sim}(V_G)}{\alpha_{exp}(V_G)} - 1 \right] dV_G \quad [\#/cm^2], \quad (13)$$

where V_{th} is the threshold voltage of the FinFET and V_1 is the minimum V_G for which $\alpha_{exp/sim}$ is ≈ 1 . Of course, the integration range for Eq. (13) is in the sub-threshold region. This method has the advantage that it is independent of the dimensionality of the FinFET. Hence, Eq. (13) can be used for wide as well as for thin FinFETs.

Assumptions in Method II: The most important assumption is that the rate of change of the surface potential ($\Psi(V_G)$) is the same as E_b w.r.t V_G . The extra charge contribution completely originates from the density of interface trap charges (σ_{it}) and any contribution from the bulk trap states have been neglected. Also all the interface traps are assumed to be completely filled which implies $\sigma_{it} = D_{it}$. This method works best when the change in the DC and the AC signal is low enough, such that the interface traps can follow the change in the bias sweep [1].

Limitations of the methods

To apply these trap metrology methods properly, is important to understand their limitations, which are presented in this section. One of the main limitation is how closely the simulated FinFET structure resembles the experimental device structure. This depends both on the SEM/TEM imaging as well the type of simulator used. In the present case a FinFET cross-section structure is created by using the TEM image making the simulated structure as close to the experimental device as possible. With the development of better TCAD tools, the proximity of the simulated structure to experimental structure has increased. This allows good confidence in the simulated conductance values then used for the interface trap calculations. Furthermore, the simulated G is calculated as close to ideal as possible and all the differences between the ideal and experimental G are attributed to

the traps, which may not be true always. An important difference between the two methods is that they are calculated over different V_G ranges. This is important since the trap filling and their behaviour changes within the V_G range which should be taken into account accurately. One must also be aware of the embedded assumption of complete interface trap filling and the neglect of the bulk traps.

H. Results and discussion

In this section the theoretical results as well as their comparison with the experimental data are provided and discussed.

Temperature dependence of the Barrier Height




FIG. 10: Temperature dependence of the simulated barrier height (E_b) in the n-FinFET C from 140 K to 300 K, (circle are for 140 K, down triangles for 200 K, squares for 240 K and up triangles for 300 K). At $T=300$ K, V_{th} of the FinFET is 0.62V. The overlap of the curves at different temperatures with V_G , below V_{th} at 300K, shows a weak temperature dependence of E_b in the sub-threshold region. The impact of temperature becomes prominent after V_G goes above V_{th} .

The source-to-channel barrier height has been assumed to be temperature independent in the sub-threshold region. Figure 10 shows the results of a temperature dependent ToB calculations and proves that the barrier height (E_b) is only weakly temperature dependent in the sub-threshold regime. In the subthreshold region, the E_b value for FinFET C, is same at four different temperatures ($T = 140$ K, 200 K, 240 K and 300 K). The variation with temperature becomes more prominent when the FinFET transitions into the on-state. Since, E_b has a weak temperature dependence in the sub-threshold region it is then possible to evaluate E_b from the 300 K simulations only.

Evolution of the Barrier Height and of the Active Cross Section Area with V_G

Experimentally, it has been shown that, for undoped silicon n-FinFETs [3], E_b reduces as V_G increases. Theoretically, the E_b value is determined using Eq. (2) which depends on the self-consistent channel potential (U_{scf}). As the gate bias increases, the channel can support more charge. This is obtained by pushing the channel conduction band lower in energy to be populated more by the source and drain Fermi level [17]. Figure 11 and 12 show the experimental and theoretical evolution of E_b in FinFETs G, C and D, E, respectively. Theory provides correct quantitative trend for E_b with V_G . *Few important observations here are, (i) theoretical E_b value is always higher than experimental value and (ii) [110] Si devices (D and E) show larger mismatch to the experimental values.* The reason for the first point is suggested to be the presence of interface traps in the FinFETs which screen the gate from the channel [3]. The second observation can be understood by the fact that [110] channels with (110) sidewalls have more interface trap density due to the higher surface bond density [1] and bad etching on the (110) sidewalls [25].

The active cross section area (S_{AA}) represents the part of the channel where the charge flows [3]. Experimentally S_{AA} is shown to be decreasing with gate bias since the inversion charge moves closer to the interface which electrostatically screens the inner part of the channel from the gate [3, 4]. This gives a good indication of how much channel area is used for transporting the charge. Figure 13 (a) and (b) show the experimental evolution of S_{AA} in FinFET B and E, respectively. The theoretical value of S_{AA} decreases with V_G which is in qualitative agreement to the experimental observation [3]. However, the absolute values do not match. In fact theory over-estimates the experimental S_{AA} value (Fig. 13) which is attributed to the interface traps.

Trap density evaluation

In this section the results on D_{it} in the undoped Si n-FinFETs are presented:

D_{it} using S_{AA} : Method I

This approach is based on method I (see section III G for details). The calculated D_{it} values for FinFET B and E are $1.06 \times 10^{12} \text{ cm}^{-2}$ and $1.81 \times 10^{12} \text{ cm}^{-2}$ (Fig.14 (a) and (b), respectively). The D_{it} values compare quite well with the experimental D_{it} values presented in Ref. [25] and also shown in Table III. As expected the D_{it} value for FinFET E (with [110] channel and (110) sidewalls) is higher than FinFET B ([100] channel with (100) sidewalls). This is attributed to the higher D_{it} ($\sim 2\times$) on the (110) surfaces [25]. The results presented in this section show $\sim 1.8\times$ more D_{it} for (110) sidewalls, in close agreement to previous experiments [25]. This method allows to calculate the D_{it} in the actual FinFETs rather than custom made FETs.

D_{it} using $|dE_b/dV_G|$: Method II

This approach is based on method II (see section III G for details). The C_{ox} value, needed in this method, is taken as $\sim 0.0173 \text{ F/m}^2$ which is assumed to be the same for all the devices since these FinFETs have similar oxide

Device	Method	D_{it} (10^{11}cm^{-2})	FET type	Obs.
L=140nm*	Charge	1.725	Special body tied FET	–
L=240nm*	Pumping	2.072		–
A	I	5.560	Std. FET	H_2 anneal, reduces D_{it}
B	I	10.60	Std. FET	
	II	8.860	Std. FET	Thin fin, more D_{it}
C	II	9.26	Std. FET	
D	II	18.31	Std. FET	(110) side-wall, thin fin, more etching, more D_{it}
E	I	18.1	Std. FET	
	II	15.3	Std. FET	H_2 anneal, less D_{it}
F	II	36.3	Std. FET	
G	II	4.33	Std. FET	

TABLE III: Values of D_{it} obtained from all the n-FinFETs (* from Ref. [25]).




FIG. 11: Experimental and simulated barrier height (E_b) in n-FinFET (a) G and (b) C. Both the devices have same V_{th} . Both experiment and simulation show a decreasing value of E_b with V_G , but the absolute values are different.

thickness. The calculated D_{it} values for FinFET C and E are $9.26 \times 10^{11} \text{cm}^{-2}$ and $1.563 \times 10^{12} \text{cm}^{-2}$ (Fig.15 (a) and (b), respectively). These calculations also show that [110] channel device (FinFET E) shows higher D_{it} compared to the [100] channel device (FinFET C), again consistent with the observations made in Ref. [25]. The advantage of this method is that it can be used to obtain D_{it} in extremely thin FinFETs (close to 1D system) unlike method I which is applicable only to wider FinFETs (due to the reasons discussed in section III F).

Discussion of the two methods and D_{it} trends

The D_{it} values for all the FinFETs used in this study are shown in Table III. The important outcomes about the two methods are outlined below:

- The D_{it} values obtained by the two methods compare very well with the experimental measurement in Ref. [25] for similar sized FinFETs (A and B). This shows the validity of these new methods.
- The D_{it} values calculated using method I and II

(for B and E) compare very well with each other which shows that the two methods are complementary [4].

- The D_{it} values calculated for the two similar FinFETs (E and F) compare very well showing the reproducibility of the methods.

The calculated D_{it} values also reflect some important trends about the FinFET width scaling and surfaces (Table III). The central points are :

- Hydrogen passivation considerably reduces D_{it} [24]. This is observed for FinFETs A and B where H_2 passivation results in $\sim 2 \times$ less D_{it} in FinFET A.
- Width scaling requires more etching which also increases D_{it} [25]. The same trend is observed in devices A to C and D to F (decreasing W).
- (110) sidewalls show higher D_{it} compared to (100) sidewalls [25]. The same trend is also observed for




FIG. 12: Experimental and simulated barrier height (E_b) in n-FinFETs (a) D and (b) E. Both the devices have similar V_T . Both experiment and simulation show a decreasing value of E_b with V_G , but the absolute values are different.




FIG. 13: Experimental and simulated channel active cross-section (S_{AA}) in n-FinFETs (a) B and (b) E. Both experiment and simulation show a decreasing value of S_{AA} with V_G , but the absolute values are different.

FinFETs A, B, C, G ((100) sidewall) compared to FinFETs D, E and F ((110) sidewall).

I. Current distribution

The charge flow in n-FinFETs show a very strong dependence on the geometrical confinement. For very small width FinFET the entire body gets inverted and shows a very little change in S_{AA} with V_G . For wider FinFETs the current flow starts from a weak volume inversion and

moves to surface inversion as V_G increases [3]. The theoretical spatial current calculation reveals similar trend which is shown in Fig. 16 For extremely thin n-FinFETs ($W = 5\text{ nm}$, $H = 65\text{ nm}$) the charge flow is prevalently through the entire body (volume inversion) compared to the wider n-FinFETs ($W = 25\text{ nm}$, $H = 65\text{ nm}$) where the charge flows at the edges. This reflects the fact that thinner FinFETs show better channel area utilisation for the charge flow. However, an important practical limitation comes from the fact that extremely thin FinFETs also require more etching, which increases D_{it} and hence can limit the action of thin FinFETs. The advancement




FIG. 14: Extracted trap density using the difference in active device area (method I) for n-FinFETs (a) B and (b) E.




FIG. 15: Experimental and simulated value of α in n-FinFETs (a) C and (b) E.

of fabrication methods and strain technology may improve the performance of thin FinFETs as shown by some experimental works [11].

J. Conclusion of section IV

A new D_{it} determination methodology for state-of-the-art n-FinFETs is presented. Two complementary approaches provide (a) the gate bias (V_G) dependence of D_{it} (Method I) and, (b) the total D_{it} (Method II). The following trends are observed:

- (i) The hydrogen annealing step in the fabrication

process substantially reduces D_{it} in good agreement with Ref. [24]

- (ii) The scaling of the W of the devices (i.e.: from A to C or from D (E) to F) increases the density of interface states
- (iii) The change in the orientation of the channel (and therefore the sidewall surface where the interface traps are formed) from [100] (device A or C) to [110] (device D (E) or F) remarkably increases the density of interface states
- (iv) By comparison of the value of D_{it} obtained for device B in the two approaches (i.e.: see Fig. 13




FIG. 16: Simulated spatial current distribution in the [100] undoped Si n-FinFET intrinsic with $H = 65\text{nm}$ and (a) $W = 5\text{nm}$ and (b) $W = 25\text{nm}$. $V_G = 0.4\text{V}$ and $V_{SD} = 30\text{mV}$ at 300K . 5nm device shows a complete volume inversion. In the 25nm device the current mainly flows at the edges.

and Table III) and the value of D_{it} obtained for two identical devices (D and E) using the same approach (Method II), compatibility and reproducibility of the methods are demonstrated.

The reported trends are similar to the one suggested in the literature [10, 24]. The simple Top-of-the-barrier model, combined with Tight-binding calculations, explains very well the thermally activated sub-threshold transport in state-of-the-art Si FinFETs. The qualitative evolution of E_b and S_{AA} with V_G are well explained by the theory. Furthermore, the mismatch in the quantitative values of E_b and S_{AA} led to the development of two new interface trap density calculation methods. The advantage of these methods is that they do not require any special structure as needed by the present experimental methods. Hence the interface quality of the ultimate channel can be obtained. These methods are shown to provide consistent and reproducible results which compare very well with the independent experimental trap measurement results. The calculated trends of interface trap density with channel width scaling, channel orientation and hydrogen passivation of the surfaces compare well with the experimental observations. The volume inversion observed in thin width FinFETs is more efficient, in term of volume utilisation. However, it could lead to a better utilisation of FETs channel only if surfaces roughness and the density of interface traps, created during the extreme etching necessary for these device to be fabricated, can be reduced.

IV. FINAL CONCLUSIONS

Overall, this paper discusses how, by making use of a classical tool such as the thermionic emission theory in

combination with state-of-the-art tight binding simulations, it is possible to provide precious information on the transport characteristics of ultra-scaled Si n-FinFETs. In fact, it is demonstrated here that the amplitude of the energy barrier, of the region of transport in the channel and of the interface trap density, are all quantities that can be directly estimated in state-of-the-art FinFETs. Due to the rapid scaling of CMOS-FET technology, the techniques introduced in this paper could become routine tools for device improvement and optimisation.

V. ACKNOWLEDGMENTS

G.C.T. and S.R. acknowledge financial support from the EC FP7 FET-proactive NanoICT projects MOLOC (215750) and AFSiD (214989), the Dutch Fundamenteel Onderzoek der Materie FOM. G.C.T., J.V., L.C.L.H. and the ARC-CQC2T (project number CE110001027). A.P., S. L. and G. K. acknowledge financial support from U.S. National Security Agency (NSA) and the Army Research Office (ARO) under Contract No. W911NF-04-1-0290. The work at Purdue and JPL is supported by grants from the Army Research Office. The work at the Jet Propulsion Laboratory, California Institute of Technology, is supported by grants from the National Aeronautics and Space Administration.

-
- [1] S. M. Sze, *Physics of Semiconductor Devices*, Wiley, New York (1981).
 - [2] H. Sellier, G. P. Lansbergen, J. Caro, S. Rogge, N. Collaert, I. Ferain, M. Jurczak, and S. Biesemans, *Appl. Phys. Lett.* **90**, 073502 (2007).
 - [3] G. Tettamanzi, A. Paul, G. Lansbergen, J. Verduijn, S. Lee, N. Collaert, S. Biesemans, G. Klimeck, and S. Rogge, *Electron Device Letters*, IEEE **31**, 150 (2010), ISSN 0741-3106.
 - [4] G. Tettamanzi, A. Paul, S. Lee, S. Mehrotra, N. Collaert, S. Biesemans, G. Klimeck, and S. Rogge, *Electron Device Letters*, IEEE **32**, 440 (2011), ISSN 0741-3106.
 - [5] A. Paul, G. Tettamanzi, S. Lee, S. Mehrotra, N. Collaert, S. Biesemans, S. Rogge, and G. Klimeck, <http://arxiv.org/abs/1102.0140> (2011).
 - [6] edited by Nadine Collaert, *CMOS Nanoelectronics: Innovative Devices, Architectures, and Applications* (Pan Stanford Publishing Pte Ltd, Singapore, 2012).
 - [7] D. Hisamo, W.-C. Lee, J. Kedzierski, H. Takeuchi, K. Asano, C. Kuo, E. Anderson, T.-J. King, J. Bokor, and C. Hu, *IEEE, Trans. on Elec. Dev.* **47**, 2320 (2000).
 - [8] B. Doyle, S. Datta, M. D. and S. Hareland, B. Jin, J. Kavalieros, T. Linton, A. Murthy, R. Rios, and R. Chau, *Electron Device Letters*, IEEE **24**, 263 (2003).
 - [9] J. Fossum, J.-W. Yang, and V. P. Trivedi, *Electron Device Letters*, IEEE **24**, 745 (2003).
 - [10] W. Xiong, G. Gebara, J. Zaman, M. Gostkowski, B. Nguyen, G. Smith, D. Lewis, C. R. Cleavelin, R. Wise, S. Yu, et al., *Electron Device Letters*, IEEE **25**, 541 (2004).
 - [11] H.-S. P. Wong, *IBM J. Res. Dev.* **46**, 133 (2002).
 - [12] Y. Taur, *Electron Device Letters*, IEEE **21**, 245 (2000).
 - [13] F. J. G. Ruiz, A. Godoy, F. Gámiz, C. Sampedro, and L. Donetti, *IEEE, Trans. on Elec. Dev.* **54**, 3369 (2007).
 - [14] N. Collaert, M. Demand, I. Ferain, J. Lisoni, Singanamalla, P. Zimmerman, Y.-S. Yim, T. Schram, G. Mannaert, M. Goodwin, et al., *Symp VLSI Tech.* p. 108 (2005).
 - [15] B. J. Hinds, K. Nishiguchi, A. Dutta, T. Yamanaka, S. Hatanani, and S. Oda, *Jpn. J. Appl. Phys.* **39**, 4637 (2000).
 - [16] R. Singanamalla, H. Y. Yu, G. Pourtois, I. Ferain, K. G. Anil, S. Kubicek, T. Y. Hoffmann, M. Jurczak, S. Biesemans, and K. D. Meyer, *Electron Device Letters*, IEEE **27**, 332 (2006).
 - [17] N. Neophytou, A. Paul, M. Lundstrom, and G. Klimeck, *IEEE, Trans. on Elec. Dev.* **55**, 1286 (2008).
 - [18] A. Paul, S. Mehrotra, M. Luisier, and G. Klimeck, 13th International Workshop on Computational Electronics (IWCE) DOI: 10.1103/WCE.2009.5091134. (2009).
 - [19] S. Lee, H. Ryu, Z. Jiang, and G. Klimeck, 13th International Workshop on Computational Electronics (IWCE) DOI:10.1109/IWCE.2009.5091117 (2009).
 - [20] G. Klimeck, S. Ahmed, N. Kharche, M. Korkusinski, M. Usman, M. Prada, and T. B. Boykin, (INVITED) Special Issue on Nanoelectronic Device Modeling in IEEE, *Trans. on Elec. Dev.* **54**, 2090 (2009).
 - [21] G. Klimeck, F. Oyafuso, T. B. Boykin, R. C. Bowen, and P. von Allmen, *Computer Modeling in Engineering and Science (CMES)* **3**, 601 (2002).
 - [22] R. Ragi and M. A. Romero, *Microelectronics J.* **37**, 1261 (2006).
 - [23] J. Appenzeller, Radosavljević, J. Knoc, and P. Avouris, *Phys. Rev. Lett.* **92**, 048301 (2004).
 - [24] J.-S. Lee, Y.-K. Choi, D. Ha, S. Balasubramanian, T.-J. King, and J. Bokor, *Electron Device Letters*, IEEE **24**, 186 (2003), ISSN 0741-3106.
 - [25] G. Kapila, B. Kaczer, A. Nackaerts, N. Collaert, and G. Groeseneken, *Electron Device Letters*, IEEE **28**, 232 (2007), ISSN 0741-3106.
 - [26] T. B. Boykin, G. Klimeck, and F. Oyafuso, *Phys. Rev. B* **69** (2004).